




Toshiba Satellite L40



Title : Toshiba Satellite L40		
Size	Project Name	Rev
	Toshiba Satellite L40	1.1
Date:	Sheet	of

6 H_A#[16..3]
6 H_REQ#[4..0]
6 H_A#[31..17]



Layout Note:
Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".
Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".
Comp3:0 at least 25 mils away from any other toggling signal.
27.4 ohm connects with an ~18mil wide trace to comp0.
54.9 ohm connect with 5mil-wide trace to comp1


For Celeron M

BCLK	FSB	BSEL2	BSEL1	BSEL0
133MHz	533MHz	L	L	H

(070122)Change CPU Socket into PN=12G011204796

(070122)Change CPU Socket into PN=12G011204796

68 ± 5% pull-up to Vcc1_05
If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.
If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 Ohm ± 5%








+VCCP 6.9,20,52
+VCCP_AGTL+ 3.5,5,6,9






Celeron M FSB:533MHz			
VCC	1.0V	1.2V	1.3V
C3	C2	C3	
ICC	14.7A	16.5A	29Ah

Celeron M FSB:533MHz			
VCCP	0.997V	1.05V	1.102V
MIN	TYP	MAX	
ICCP			2.5A

Moduity Table for Celeron M



Vcc Core Decoupling Caps
Primary side => Bottom side
Secondary side => Top side




(061228)Change into 10UF/10V PN:11G236322636360
C302, C303, C309, C311
C314, C315, C316, C317
C319, C320, C321, C322


(070122)Change CPU Socket into PN=12G011204796

Layout Note:
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of Zo=27.4 Ohm.
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.
These resistors should be placed within 2 inch of the CPU.


Request	Control net	Net name
PCIE_REQ1#	PCIE0(#),PCIE6(#)	None
PCIE_REQ2#	PCIE1(#),PCIE8(#)	None
PCIE_REQ3#	PCIE2(#),PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#),PCIE5(#),PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	F5B	F5LC	F5LB	F5LA
133	533	L	L	H
166	667	L	H	H



Layout Note:
Place termination close to source IC




- PREQ#1**
0=PCIEX 6/0 Not Controlled
1=PCIEX 6/0 Controlled
- PREQ#2**
0=PCIEX 8/1 Not Controlled
1=PCIEX 8/1 Controlled
- PREQ#3**
0=PCIEX 4/2 Not Controlled
1=PCIEX 4/2 Controlled
- PREQ#4**
0=PCIEX 7/5/3 Not Controlled
1=PCIEX 7/5/3 Controlled

(070130)Change C516 from 27PF to 33PF

Delete CLK_I_TPMPC (connect to pin)

Realtek:Mount R519,Remove R550 R534

- SELPCIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or 27M/27M_SS
- SELLCD_27#/PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)
- PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#
- ITP_EN/PCICLK_F0:
1-->CPU_ITP pair



Internal Pull-Up Resistor

Internal Pull-Down Resistor


U601A

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63


HOST

H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	F9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	I15	H_A#16
H_A#_17	F14	H_A#17
H_A#_18	D12	H_A#18
H_A#_19	A11	H_A#19
H_A#_20	C11	H_A#20
H_A#_21	A12	H_A#21
H_A#_22	A13	H_A#22
H_A#_23	E13	H_A#23
H_A#_24	G13	H_A#24
H_A#_25	F12	H_A#25
H_A#_26	B12	H_A#26
H_A#_27	B14	H_A#27
H_A#_28	C12	H_A#28
H_A#_29	A14	H_A#29
H_A#_30	C14	H_A#30
H_A#_31	D14	H_A#31

H_REQ#_0	D8	H_REQ#0
H_REQ#_1	G8	H_REQ#1
H_REQ#_2	B8	H_REQ#2
H_REQ#_3	F8	H_REQ#3
H_REQ#_4	A8	H_REQ#4
H_RS#_0	B4	H_RS#0
H_RS#_1	F6	H_RS#1
H_RS#_2	D6	H_RS#2
H_CPUSLP#	E3	H_CPUSLP# 2,17
H_TRDY#	E7	H_TRDY# 2



Layout Note:
0.1uF should be placed 100mils or less from GMCH pin.







Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing

5 CLK_MCH_BCLK
5 CLK_MCH_BCLK#


H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING
CLK_MCH_BCLK	AG2	H_CLKIN
CLK_MCH_BCLK#	AG1	H_CLKIN#

CALISTOGA_Q137



M A D00	AJ35	SA_D00
M A D01	AJ34	SA_D01
M A D02	AM31	SA_D02
M A D03	AJ36	SA_D03
M A D04	AM33	SA_D04
M A D05	AJ35	SA_D05
M A D06	AJ32	SA_D06
M A D07	AH31	SA_D07
M A D08	AN35	SA_D08
M A D09	AP33	SA_D09
M A DQ10	AR31	SA_DQ10
M A DQ11	AP31	SA_DQ11
M A DQ12	AN38	SA_DQ12
M A DQ13	AM36	SA_DQ13
M A DQ14	AM34	SA_DQ14
M A DQ15	AN33	SA_DQ15
M A DQ16	AK26	SA_DQ16
M A DQ17	AL27	SA_DQ17
M A DQ18	AM26	SA_DQ18
M A DQ19	AN24	SA_DQ19
M A DQ20	AK28	SA_DQ20
M A DQ21	AL28	SA_DQ21
M A DQ22	AM24	SA_DQ22
M A DQ23	AP26	SA_DQ23
M A DQ24	AP23	SA_DQ24
M A DQ25	AL22	SA_DQ25
M A DQ26	AP21	SA_DQ26
M A DQ27	AN20	SA_DQ27
M A DQ28	AL23	SA_DQ28
M A DQ29	AP24	SA_DQ29
M A DQ30	AP20	SA_DQ30
M A DQ31	AT21	SA_DQ31
M A DQ32	AR12	SA_DQ32
M A DQ33	AR14	SA_DQ33
M A DQ34	AP13	SA_DQ34
M A DQ35	AP12	SA_DQ35
M A DQ36	AT13	SA_DQ36
M A DQ37	AT12	SA_DQ37
M A DQ38	AL12	SA_DQ38
M A DQ39	AK9	SA_DQ39
M A DQ40	AK9	SA_DQ40
M A DQ41	AN7	SA_DQ41
M A DQ42	AK8	SA_DQ42
M A DQ43	AK7	SA_DQ43
M A DQ44	AP9	SA_DQ44
M A DQ45	AN9	SA_DQ45
M A DQ46	AT5	SA_DQ46
M A DQ47	AL5	SA_DQ47
M A DQ48	AY2	SA_DQ48
M A DQ49	AW2	SA_DQ49
M A DQ50	AP1	SA_DQ50
M A DQ51	AN2	SA_DQ51
M A DQ52	AV2	SA_DQ52
M A DQ53	AT3	SA_DQ53
M A DQ54	AN1	SA_DQ54
M A DQ55	AL2	SA_DQ55
M A DQ56	AG7	SA_DQ56
M A DQ57	AE9	SA_DQ57
M A DQ58	AG4	SA_DQ58
M A DQ59	AF6	SA_DQ59
M A DQ60	AG9	SA_DQ60
M A DQ61	AH6	SA_DQ61
M A DQ62	AF4	SA_DQ62
M A DQ63	AF8	SA_DQ63


DDR SYSTEM MEMORY A




CALISTOGA_Q137

M B D00	AK39	SB_D00
M B D01	AJ37	SB_D01
M B D02	AP39	SB_D02
M B D03	AR41	SB_D03
M B D04	AJ38	SB_D04
M B D05	AK38	SB_D05
M B D06	AN41	SB_D06
M B D07	AP41	SB_D07
M B D08	AT40	SB_D08
M B D09	AV41	SB_D09
M B DQ10	AU38	SB_DQ10
M B DQ11	AV38	SB_DQ11
M B DQ12	AP38	SB_DQ12
M B DQ13	AR40	SB_DQ13
M B DQ14	AW38	SB_DQ14
M B DQ15	AY38	SB_DQ15
M B DQ16	BA38	SB_DQ16
M B DQ17	AY36	SB_DQ17
M B DQ18	AR36	SB_DQ18
M B DQ19	AP36	SB_DQ19
M B DQ20	BA36	SB_DQ20
M B DQ21	AU36	SB_DQ21
M B DQ22	AP35	SB_DQ22
M B DQ23	AP34	SB_DQ23
M B DQ24	AY33	SB_DQ24
M B DQ25	BA33	SB_DQ25
M B DQ26	AT31	SB_DQ26
M B DQ27	AU29	SB_DQ27
M B DQ28	AU31	SB_DQ28
M B DQ29	AW31	SB_DQ29
M B DQ30	AV29	SB_DQ30
M B DQ31	AW22	SB_DQ31
M B DQ32	AM19	SB_DQ32
M B DQ33	AL19	SB_DQ33
M B DQ34	AP14	SB_DQ34
M B DQ35	AN14	SB_DQ35
M B DQ36	AN17	SB_DQ36
M B DQ37	AM16	SB_DQ37
M B DQ38	AP15	SB_DQ38
M B DQ39	AL15	SB_DQ39
M B DQ40	AJ11	SB_DQ40
M B DQ41	AH10	SB_DQ41
M B DQ42	AJ9	SB_DQ42
M B DQ43	AN10	SB_DQ43
M B DQ44	AK13	SB_DQ44
M B DQ45	AH11	SB_DQ45
M B DQ46	AK10	SB_DQ46
M B DQ47	AJ8	SB_DQ47
M B DQ48	BA10	SB_DQ48
M B DQ49	AW10	SB_DQ49
M B DQ50	BA4	SB_DQ50
M B DQ51	AW4	SB_DQ51
M B DQ52	AY10	SB_DQ52
M B DQ53	AY9	SB_DQ53
M B DQ54	AW5	SB_DQ54
M B DQ55	AY5	SB_DQ55
M B DQ56	AV4	SB_DQ56
M B DQ57	AR5	SB_DQ57
M B DQ58	AK4	SB_DQ58
M B DQ59	AK3	SB_DQ59
M B DQ60	AT4	SB_DQ60
M B DQ61	AK5	SB_DQ61
M B DQ62	AJ5	SB_DQ62
M B DQ63	AJ3	SB_DQ63

DDR SYSTEM MEMORY B



CALISTOGA_Q137







+VCCP_GMCH


+VCCP_GMCH

U601J


U601I



VCC(GMCH Core)
+1.5VS (5500 mA) or +1.0VS (3500 mA)




Layout Note:
Place in cavity




+1.5VS ○
+VCCP_GMCH ○


+1.5VS 7,9,20,25,26,37,52
+1.8V 7,14,15,16,37,53
+VCCP_GMCH 9




CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)



CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.




CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)




CFG19 : DMI LANE REVERSAL
LOW = NORMAL
 HIGH = LANES REVERSED

CFG	All are sampled with respect to the leading edge of the GMCH PWROK	
2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C		0 = No SDVO Card Present (Default) 1 = SDVO Card Present
TRLDATA	SDVO Present	0 = 1.05V (Default) 1 = 1.5V
18	VCC select	0 = Normal (Default) 1 = Reverse Lanes
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



CFG11 : Reserved but need to be pull low

LCD Panel Power




LCD Backlight Control




BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight


*Inverter Board
built in 15.4W
LCD Panel*




CRT OUT




(061221)Change CON1401 into PN:12G02502200R




(061221)Change CON1401 into PN:12G02502200R




SMBus Slave Address:A4H



Address reference +1.8V, add four 0.1uF decoupling CAP.



Layout Note: Place these Caps near SO DIMM 0





Layout Note: Place these High-Freq decoupling Caps near the GMCH





Layout Note: Place these CAPs near the GMCH









Add Voltage Follower






Layout note:
Place one cap close to every 2 pull-up resistors terminated to +0.9VS






Delete LPC interface of TPM



DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.

24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor

close to ICH7



Change to 3900PF, Remove 0.0ohm


Check with EMI: remove 0 ohm => IDE_PDIO#_ICH, IDE_PDD1_ICH, IDE_PDD2_ICH, IDE_PDD9_ICH, IDE_PDD10_ICH

ACZ_SDOUD	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU




GPIO16 /DPRSLPVR		should not be pulled high	PD
GPIO25	RSRST# rising	should not be pulled low	PU
INTVRMEN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LINKALER#		REQUIRE an external pull-up R	Need PU
RBQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

PCI Device



Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A



	LPC	SPI	GNT#5	GNT#4
(default)	11	0	1	1
	10	1	0	0
	01	0	0	1























Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A




GPIO Power Plane

CPU Vcore GPIO[49]
 5V Core GPIO[5:1]
 3.3V Core GPIO[0][7:6][23:16][39:32][48]
 3.3V Resume GPIO[15:8][31:24]







(070126) Change R2201, R2202, R2203, R2204 into 27k ohm

(070110) modify JACK_IN circuit

(061212,ADJ) Placing Q2203, Q2205 on the other side of CE2202, CE2201

(070130,EMI) Add 4 Varistors(D2202-D2205)

(070117) change into 12G17100004F

(070117) Change Phone Jack into PN:12G14000106M

(061213,ADJ) GND_JACK connect to GND_AUDIO directly

Change for Layout

(061206,EMI) Add one 0ohm resistor

(070129,EMI) Change 0ohm resistors into beads

To Internal Speaker Connector

INTSPKL+	R2228	1	2	120Ohm/100mhz
INTSPKL-	R2229	1	2	120Ohm/100mhz
INTSPKR+	R2231	1	2	120Ohm/100mhz
INTSPKR-	R2232	1	2	120Ohm/100mhz

L2238	1	2	120Ohm/100mhz
L2239	1	2	120Ohm/100mhz

D

D

C

C


B


B

A


A


MICROPHONE IN






ISA ROM








!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V




NewCard Header
 (061227)Change
 Schematic Part->EXPRESS_CARD_26P_6HOLD_SA
 PCB Footprint->nb_exp_card_26p_6hd_sa_1f2
 PN=12G161300269




(070201)Add CON2502 in other to colayout with CON2501




MINI CARD CONNECTOR



(061212) Not mount (Not support wake on WLAN)




(070129) Change pin connection from PCI_RST# to PLT_RST#



Check O/D output or push pull

Instead of Mini-PCIE latch connector. For cost down.




(070201) Change MINI Card NUT into PN:13G021056061TB

WLAN SPEC:


		WLL3140	WLL4080
Transmit Mode Current	11.a		550mA
	11.b	525mA	560mA
	11.g	560mA	550mA
	11.n		
Receive Mode Current	11.a		280mA
	11.b	430mA	270mA
	11.g	460mA	280mA
	11.n		
Sleep Mode Current		220mA	20mA
Supplied Voltage(VCC)	MIN	3.0V	3.0V
	TYP	3.3V	3.3V
	MAX	3.6V	3.6V

Debug Card CON

(061206) Change Debug CON into PN:12G18340120E




WLAN ON/OFF Control





(070202)Modify WLAN on/off circuit

(061208)Change SATA CON into PN:12G15101022A




SATA HDD




Delete
Pin1:CD_L_A
Pin2:CD_R_A
Pin3:CD_GND_A


(061208)Change ODD CON into PN:12G161220509



Change AND gate into 5V Vcc




Modify




CD-ROM

TYPE JP UK US
KID0 H H L
KID1 L H L



Follow Z94 Keyboard



Change threshold = 2.9V
tD = 0.69*10*6*CD ps = 6.9 ms

Option 1:
Mount R2926, R2918, C2917, D2904
Not mount C2910, C2912, U2902

Option 2:
Mount C2910, C2912, U2902
Not mount R2926, R2918, C2917, D2904

(070131)change into 1%

(070131)change into 10%

(061213)Keyboard pin definition is the same as F3 series
PN=12G182402806

(061222)Remove netname
pin 1
pin 47
pin 171

(061219)New addition

(061215)Add ID pin

(061222)Add pin86 netname

(061215)Add CHG_FULL_LED#_EC pin

(061214)Remove PWRLMT#

Remove MARATHON# & DISTP#,
but need to be pulled up

Delete pull-up resistors:
DJ_SW#, BT_ON#

Layout Note:
Close to Switch

(070202)Connect to +3VSUS





(061222)Change pin48,148 netname

(061219)New addition

(061219)New addition


EC Hardware Strap

Strap value sampled after VSTBY power up reset




EC ADC


Battery




Adaptor




LED Board Interface



Touchpad Board Interface




HDD LED




(061201)Modify Charge & Power circuit


CHARGE LED










POWER LED



WLAN LED







Support Wake On LAN
 => Adapter In mode: S3, S4 and S5
 Battery mode: S3




LAN PORT

TRANSFORMER 10/100Mbps



MDC CONNECTOR


Support Wake On Ring on S3 and S4 state.










(061214)Change MDC CON into PN:12G16020012D

B:MDC NUT


(061219)Change MDC NUT into PN:13G021054000








Main Board SW & LED




NUMBER LOCK LED





CAPS LOCK LED

SCROLL LOCK LED




Reset Switch







DC Power Jack





Without Battery & Pull out Adapter





Select EEPROM
Use: 100K pull-down
Not use: 100K pull-up
(Remove EEPROM)



Open Drain :
PME#,
SERR#,
INTn#

Adjust clock damping

MEDIA CARD_LED

RICOH R5C841 :
INT A#-> CARDBUS
INT B#-> 1394
INT C#-> CARD READER

Not mount:
R4306
R4311
R4313
R4315
C4323

UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD

GBRST# POWER SEQ
+3V ==> (GBRST#/CB_HWSUSP#) ==> PCIRST#



HW SUSPEND# POWER SEQ :
SUSPEND : CB_HWSUSP# LO=> PCIRST# LO=> +3VS/OFF
RESUME : +3VS ON => PCIRST# HI=> CB_HWSUSP# HI

VCC_3V POWER :
PME#, SPKROUT, RI_OUT#
HWSUSP#, GBRST#, IRQn
CCD1#, CCD2#, VS1#, VS2#
TEST, VCC5EN#, VCC3EN#
VPPEN0, VPPEN1, SD/MS I/F


VCCPCI POWER :
PCI BUS

VCC_SLOT POWER :
CARD_BUS,
AUDIO, CSTSCHG



MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO02--> XD Card Enable
MDIO03--> SD Write Protect XD Card Ready/Busy#
MDIO04--> SD/MS/XD Card Power0 Control
MDIO05--> XD Card Write Protect
MDIO06--> SD/MSXD LED
MDIO07--> SD/MS External Clock
MDIO08--> SD Command/MS Bus State /XD Card Write Enable
MDIO09--> SD/MS Clock /XD Card Read Enable
MDIO10--> SD/MS/XD Data 0
MDIO11--> SD/MS/XD Data 1
MDIO12--> SD/MS/XD Data 2
MDIO13--> SD/MS/XD Data 3
MDIO14--> XD Data 4
MDIO15--> XD Data 5
MDIO16--> XD Data 6
MDIO17--> XD Data 7
MDIO18--> XD Card Command Latch
MDIO19--> XD Card Address Latch





PCMCIA SOCKET



- CINT#/IREQ# 1 T4402
- CSERR#/WAIT# 1 T4403
- CREG#/INPACK# 1 T4404
- CAUDIO/SPKR_IN#/BVD2 1 T4405
- CSTOP#/A20 1 T4406
- CDEVSEL#/A21 1 T4407
- CTRDY#/A22 1 T4408
- CIRDY#/A15 1 T4409
- CSTSCHG#/STSCHG#/BVD1 1 T4401
- CBLOCK#/A19 1 T4410
- CPERR#/A14 1 T4411
- CCLKRUN#/IOIS16# 1 T4412




(070131)Add PCMCIA Socket



A:CPU BKT

PN:s01756



B:MDC NUT


MDC NUT put on page35 (H3501, H3502)

F:MINI CARD NUT

MINI CARD NUT put on page26(H2601, H2602)


C:TOP TO BTM

PN:S01912




D:FIX MB

PN:s01769




E:TOP TO BTM

PN:S01911



G:FIX MB

PN:s01783



H:SYS BOSS

PN:S01914

I:MB TO IO BKT

PN:S01913

J:SYS BOSS

PN:S01915

K:MB TO IO BKT

PN:S01705

L:TOP TO BTM


PN:S01916

M:SYS BOSS

PN:s01917

N:TOP TO BTM



PN:S01851



O:ALIGNMENT HOLE T:NB SINK NUT


PN:temp_5262_gh15

PN:13GNJ510M170-1




P:ALIGNMENT HOLE

PN:s01724



EMI NUT for LVDS cable
PN:13G021029050



U:TOP TO BTM




PN:S01854

V:TOP TO BTM

PN:s01857



W:TOP TO BTM

PN:S01918




EMI SPRING

PN:13G021034050



R1.0 to R1.1

Page	Action
3	Change C304, C305, C306, C307, C308, C310, C312, C313 into 10UF for cost down.
4	Add R418 and Q404 to avoid error action.
7	Add R715 and R716 in other to improve signal quality.
12	Mount R1206 and Q1204 in other to reduce discharge time.
13	Change C1313, C1314 into 22PF in other to improve undershoot.
13	Change the rated current of the fuse(F1302) into 1A for customer's demand.
21	Mount R2105 and R2109, or there is no dialing tone.
21	Modify R2108 into 31.6Kohm in other to tune +5V_AUDIO.
21	Add three 0ohm resistors R2127, R2128, R2129 for EMI.
22	Change R2201~R2204 into 27Kohm for speaker volume.
22	Change 0ohm resistors(R2238, R2239) into beads.
22	Remove a N-MOS and a resistor on JACK_IN side due to change a new HP JACK.
22	Add 4 Varistors(D2202~D2205) for EMI.
23	Remove a N-MOS due to change a new MIC JACK.
23	Add a 120ohm bead L2304 and a 1000PF capacitor C2307 for EMI.
25	Add 0ohm resistor R2503 and change Q2502 into unmount.
25	Add CON2502 in other to colayout with CON2501.
26	Connect not PCI_RST# but PLT_RST# to the RESET# signal of PCIE MiniCard for customer's demand.
27	Connect pin20 of MiniCard to the signal of OR conditions of WLAN_SW# and WLAN_ON# for customer's demand.
29	Change tolerance of R2918 into 1% and C2917 into 10% for the timing of EC_RST#.
29	Change WLAN_SW# into pull-up +3VSUS
30	Add 100PF capacitors C3011 and C3012 for EMI.
33	Add CON3302, RN3301, RN3302, RN3303, RN3304, RN3305 in other to colayout with CON3301.
33	Add Varistors D3304 and D3305 for EMI.
33	Change R3308 into 39ohm for the brightness of LED3301.
34	Change C3406, C3407 into 30PF in other to fit 25MHz frequency.
35	Place C3502, C3503 on the other side of L3503, L3504 for layout.
36	Change CE3602 from 100UF to 150UF in other to fit droop SPEC.
37	Change R3704, Q3705, R3708, Q3709, R3709, Q3710, R3710, Q3711, R3711, Q3711 into unmount because they don't affect the discharge circuit.
38	Change resistors R3805, R3806, R3807 into 620ohm in other to tune brightness.
41	Change the fuse F4101 into mount for customer's demand.
41	Add the colayout of JP4102 and F4102 for customer's demand.
41	Change 0ohm resistor R4105 into 120ohm bead L4105 for EMI.
41	Add four Varistors D4102, D4103, D4104, D4105 and ten capacitors C4110~C4119 for EMI.
41	Chane C4103, C4104 into mount for EMI.
70	Chane R7002 into 80.6ohm for brightness.



Power ON Sequence

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON_EC	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/	O	55	GPH2	IMVPOK#	I
37	PWM3/GPA3	BAT_LOW_BEEP(Reserved)	O	69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#	O	76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GPIO	ICH_PWROK_EC	O
154	TXD/GPB1	CAP_LED	O	149	GP11	WATCHDOG#	O
162	GPB2	SCRL_LED	O	152	GP12	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP13	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GP14	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP15	BAT_LL#	O
6	KBRST#/GPB6	RCIN#	O	174	GP16	BAT_LEARN	O
165	GPB7	THRO_CPU	O	109	GP17	/	
47	CLKOUT/GPC0	/	O	99	DAC0/GPJ0	CHG_FULL_LED#_EC	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	100	DAC1/GPJ1	/	
170	SMDAT1/GPC2	SMB1_DAT	I/O	101	DAC2/GPJ2	INVTERR_DA	O
171	GPC3	/	I	102	DAC3/GPJ3	BATSEL_2P#	O
172	TMR10/WUI2/GPC4	ACIN_OC#	I	97	GPJ4	/	
175	GPC5	OP_SD#	O	98	GPJ5	/	
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	/	/	/	
1	CK32KOUT/GPC7	/	O	/	/	/	
26	RI1#WUI0/GPD0	PM_SUSB#	I	81	ADC0/GPK0	BAT0_AD	I
29	RI2#WUI1/GPD1	PM_SUSC#	I	82	ADC1/GPK1	/	
30	LPCRST#WUI4//GPD2	PLT_RST#	I	83	ADC2/GPK2	AC_AD	I
31	ECSC#WUI3/GPD3	ECSC#	O	84	ADC3/GPK3	/	
41	GPD4	/		93	ADC8/GPK4	KB_ID0	I
42	GINT/GPD5	/		94	ADC9/GPK5	KB_ID0	I
62	TACH0/GPD6	FANO_TACH	I	/	/	/	
63	TACH1/GPD7	/	O	/	/	/	
87	ADC4/GPE0	WLAN_SW#_EC(Reserved)	I	8	GPL0	/	O
88	ADC5/GPE1	/	I	11	GPL1	/	O
89	ADC6/GPE2	/	I	12	GPL2	/	I
90	ADC7/GPE3	/	I	20	GPL3	/	O
2	PWRSW/GPE4	PWRSW#_EC	I	21	GPL4	/	
44	WUI5/GPE5	/		106	GPL5	/	
24	LPCPD#WUI6/GPE6	LID_EC#	I	107	GPL6	/	
25	CLKRUN#WUI7/GPE7	/	O	108	GPL7	/	
110	PS2CLK0/GPF0	/		22	ECSMH#GPM0	EXTSM#	O
111	PS2DAT0/GPF1	/		23	PWUREQ#GPM1	/	
114	PS2CLK1/GPF2	/	I/O	85	KSO16/GPM2	/	
115	PS2DAT1/GPF3	/	I/O	86	KSO17/GPM3	ID_EC (Reserved)	I
116	PS2CLK2/GPF4	TPAD_CLK		91	CTX/GPM4	/	
117	PS2DAT2/GPF5	TPAD_DAT		92	CRX/GPM5	/	
118	PS2CLK3/GPF6	/		/	/	/	
119	PS2DAT3/GPF7	/	I	/	/	/	
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INT#	I
AC21	GPIO06	/	I/O
AC18	GPIO07	PM_THERM#_GPIO (Reserved)	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_SW#_ICH	I
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	NEWCARD_DET#	I
R4	GPIO14	BAT_LL#_ICH (Reserved)	I
E22	GPIO15	WLAN_LED#	O
AC22	GPIO16	PM_DPRSPLV#	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STPPC#	STP_PC#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STPCPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	REQ4#/GPIO22	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	/	
R3	GPIO24	/	
D20	GPIO25	CB_SD#	O
A21	GPIO26	/	
B21	GPIO27	BTO_DEV0	I
E23	GPIO28	NEWCARD_OFF#	O
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	I/O
AC19	GPIO33/AZ_DOCK_EN#	BTO_DEV1	I
U2	GPIO34/AZ_DOCK_RST#	BTO_DEV2	I
AD21	GPIO35	/	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

Indigo: the same as T12F
Pink: different from T12F



PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)



+12VSUS





53.54.61.63 SUSBH_PWR


40.60 3V_5V_PWRGD

4.25.29 VSUS_ON



63 VSUS_ON_PWR

4.29.38.41.60 FORCE_OFF#







+3VAO





+2.5VS



+RTC_PWR




POWER PATH & BAT_LEARN




- ⊗ AC_IN Threshold $2.048 \times \text{Vmax AID_DOCK_IN} > 17.44\text{V}$ active
- Adapter $\text{lin(max)} = [0.075\text{V/Rsense(ADin)}] \times \text{VCLSL} \times \text{VREF}$
 $\text{Rsense(ADin)} = 0.02 \text{ ohm}$
 $\text{VCLSL} = 3.663\text{V}$
 $\Rightarrow \text{lin(max)} = 3.27\text{A}$
 $\Rightarrow \text{Constant Power} = 19 \times 3.27 = 62.13\text{W}$
 $\Rightarrow R5708 = 10\text{K}, R5714 = 68.1\text{K}$
- ⊗ Charge Current $\text{Ichg} = [0.075\text{V/Rsense(CHG)}] \times \text{VICTL} \times 3.6\text{V}$
 $\text{Rsense(CHG)} = 0.025 \text{ ohm}$
 $\text{VICTL} = 1.805\text{V} \Rightarrow \text{Ichg} = 1.5\text{A}$
- ⊗ $\text{Vbatt} = \text{Cell} \times (\text{Vref} + (\text{VCTL} - 1.8\text{V}) / 9.52)$
 $\text{VCTL} = 1.694\text{V}$
 $\Rightarrow \text{Vbatt} = 4.2\text{V}$ (4.20186V)
- ⊗ Mode pin : $\text{Vmode} > 2.8\text{V}$ (try to LDO pin) \rightarrow 4 Cells
 $2.0 > \text{Vmode} > 1.6\text{V}$ (floating) \rightarrow 3 Cells
 $0.8 > \text{Vmode}$ (try to GND) \rightarrow Learning mode
- ⊗ $\text{VICTL} = 0.8\text{V}$ or $\text{DCIN} < 7\text{V}$ \rightarrow Charger Disable
- ⊗ Precharge current = 150mA


BATTERY IN DETECT




ADAPTER IN DETECT



+2.5VREF





POWER GOOD DETECTOR





TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD

SUSC#_PWR POWER




SUSB#_PWR POWER












FOR POWER TEST





DETAIL: Q



DETAIL: S

Toshiba Satellite L40 schematic rev 1.1

PAGE	Content	PAGE	Content
SYSTEM PAGE REF.			
99	CONTENT	46	HISTORY
1	BLOCK DIAGRAM	47	POWER ON FLOWCHART
2	CELERON CPU (1)	48	GPIO SETTING
3	CELERON CPU (2)		
4	THERMAL SENSOR & FAN		
5	CLOCK GENERATOR		
6	Calistoga GMCH (1)		
7	Calistoga PCIE (2)		
8	Calistoga DDR2 (3)		
9	Calistoga POWER (4)		
10	Calistoga GND (5)		
11	Calistoga Strapping (6)		
12	LVDS & INVERTER CONNECTOR		
13	CRT CONNECTOR		
14	DDR2 SO-DIMM0		
15	DDR2 SO-DIMM1		
16	DDR2 ADDRESS TERMINATION		
17	ICH7-M (1/4) LPC/IDE/CPU IF		
18	ICH7-M (2/4) PCI/USB/DMI		
19	ICH7-M (3/4) PM/GPIOs		
20	ICH7-M (4/4) Power		
21	AUDIO CODEC-AD1986A		
22	AUDIO AMP		
23	MIC JACK		
24	ISA ROM		
25	NEWCARD		
26	MINI CARD		
27	WLAN CONTROL		
28	SATA HDD & ODD		
29	EC IT8511TE-1		
30	EC IT8511TE-2/LED&TP CON.		
33	MEDIA CARD SLOT		
34	LAN_RTL8100CL		
35	RJ45/RJ11/MDC		
36	USB CONN x3		
37	DISCHARGE CIRCUIT		
38	SWITCH/LED		
40	POWER-ON SEQUENCE		
41	DC IN & BATT IN		
43	PCI CARDBUS RICOH R5C847		
44	R5C847/PCMCIA SOCKET A		
45	SCREW HOLE		
			POWER PAGE REF.
		50	POWER_VCORE
		51	POWER_SYSTEM
		52	POWER_I/O_1.5VS & 1.05VS
		53	POWER_I/O_DDR & VTT
		54	POWER_I/O_+3VAO & +2.5VS
		57	POWER_CHARGER
		59	POWER_DETECT
		60	POWER_PROTECT
		61	POWER_LOAD SWITCH
		62	POWER_FLOWCHART
		63	POWER_SIGNAL
			DAUGHTER BOARD
		70	LED BOARD